

# FPGA based System implementation of Scalable Digital Beam Forming Unit for RADAR Applications

Vikas Akalwadi<sup>1</sup>, TSN Murthy<sup>1</sup>, Sachin Vaish<sup>1</sup>, Sairam Patro K.<sup>1</sup>, Jithin Girish<sup>1</sup>, Chiranjeevi Sirandas<sup>1</sup>, A. Naveen Prakash<sup>1</sup>, Meena D.<sup>2</sup>, Azeez P.<sup>2</sup>, Taniza Roy<sup>2</sup>

<sup>1</sup>CoreEI Technologies (I) Pvt. Ltd., Koramangala, Bangalore -560 034, INDIA  
Tel: 91-80-41970400; Fax: 91-80-30723638; email: vikas@coreel.com

<sup>2</sup>Electronics and Radar Development Establishment (LRDE), CV Raman Nagar, Bangalore – 560 093, INDIA

**Abstract-** This paper brings out a unique method of implementing FPGA based Scalable Digital Beam Forming Unit that can be used for RADAR applications. The proposed approach uses multi-FPGA, multi-card solution for realizing Digital Beam forming functionality that can be used to synthesize multiple digital beams with data received from multiple Receivers. Processors available as hard macros within the FPGAs are used to configure, control and monitor the operations.

**Key Words-** Digital Beam Forming, Field Programmable Gate Arrays (FPGA), Radar Environment Simulation, Management Information Base, Dynamic Weights, Gigabit Transceivers, Remote configuration, Scalability, Testability, Modular Approach

## I. INTRODUCTION

Digital Beam forming enables synthesis of simultaneous multiple beams. As the need for building high range RADARs with high directivity is increasing day by day, computational requirements to process the data from increased number of receivers is also growing. Modern day high density FPGAs are best suited for implementing these functionalities as they provide very high computational bandwidth. Traditional RADARs have used analog techniques to synthesize the beams. Use of digital techniques in beam formation will enhance the flexibility and overcome multiple issues that are present in analog systems. Previously DBF functionality has been implemented for ultra-sound and mobile communication domains.

In this paper, we bring out design and implementation approach of Scalable Digital Beam Forming Unit (henceforth DBF) for RADAR applications. The paper also reports how the design was partitioned into hardware, software, mechanical and RTL components.

## II. STATEMENT OF PROBLEM

RADARs with high directivity and range involve reception and processing of data from very high number of receiver elements. A RADAR RF front end unit with multiple sensors/receivers of the order of thousands was conceptualized based on system requirements. In the scheme, received signals from a few of sensors were combined using power combiners and then passed through ADCs. Digitised data was subjected to complex decimation, effectively reducing the data rates to a few MSPS. Data samples from 8 ADCs were multiplexed and with appropriate packet headers, delivered to DBF unit via

optical interfaces for further processing. This resulted in 60 data links on which received data gets delivered to DBF.

DBF has to accept the data through these links, synthesize 12 beams and deliver this data to Signal Processing Units for further processing. DBF should communicate the data with Signal Processing Units over links with sFPDP protocol. Configuration, Control and Status monitoring of the DBF unit through Ethernet as well as a control link with sFPDP protocol should be supported. Design of DBF should be modular, scalable and should include features for observability and testability.

## III. SYSTEM DESCRIPTION

Complex digitized samples from the receivers are multiplied with complex beam weights and are summed to get single or multiple beams of data.




Fig. 1: DBF Functional Overview

Multiplexed complex data of 16-bit in-phase and quadrature phase on 60 links at 5 Msps rate from 8 ADCs would translate to incoming data rate of as high as 76.8 Gbps. Synthesis of 12 beams of data would translate to more than 250 Giga operations / second. Virtex-5 generation of Xilinx FPGAs provide an excellent balance of I/O bandwidth to computational capacity and are well suited for repetitive parallel operations such as beam formation. They provide more compact and economical solution compared to high performance computing Processor based approach. Hence FPGA based system was conceptualized.

Keeping in view the limitations in terms of physical dimensions of the card, thermal management challenges, FPGA high speed serial link resources and desire for modularity and scalability, the system was designed to be a multi-card, multi-FPGA solution. FX flavor of FPGAs with in-built Power PC processor hard macro were chosen and in each of the FPGAs embedded processor sub-systems were created. This provided the system with enormous flexibility

and programmability and the software ported on these processors carried out one-time configurations, controls and continuous status monitoring operations.




Fig. 2: Partial Beam Formation in DBF

#### IV. DIGITAL BEAM FORMER DESIGN

DBF System consists of 2 types of data processing cards viz., Intermediate Digital Beam Former (IDBF) Card and Final Digital Beam Former (FDBF) Card.

Each IDBF card is interfaced to 12 optical links and can receive data from 12 Group of Receivers. IDBF Card consists of 2 types of FPGAs, First Level Beam Former (FLBF) and Intermediate Level Beam Former (ILBF). There are 3 FLBF's, each catering to processing needs of 4 Group of Receivers. Partial Beam data is transferred from FLBF to ILBF via on board high speed serial links. Data from ILBF is transferred to FDBF card optical interface.

FDBF card consists of a single FPGA that receives partial beams from upto 5 IDBFs. FDBF card provides Ethernet connectivity with external world. FDBF has 2 sets of 3 optical links each for interfacing with Signal Processing Units for further processing of data. There is a dedicated optical link over which commands are received at FDBF for further processing. FDBF acts as the system master controlling power sequencing, reset sequencing, FPGA configuration sequencing and POST operations.

Along with System Monitor primitive present in the FPGAs, on board sensors for measuring temperature, voltage levels, humidity etc., are provided as part of system status monitoring.




Fig. 3: System Overview of DBF

## V. DATA ACQUISITION, TRANSFER & DELIVERY

The gigabit transceivers available in the FPGAs have been used extensively for high speed serial communication. Multiplexed data samples from Group of Receivers are received in the form of packets over the optical interface at FLBF FPGA. Aurora Protocol, a link-layer, scalable, light-weight open protocol from Xilinx is used for this communication. Group of Receivers communicate at 3.6 Gbps with FLBF over optical links. System wide generic message structure for communicating messages in the form of packets was developed with header fields incorporating features of well established protocols such as Ethernet.

FLBF transfers the partial beam data to ILBF over on-board high speed serial links using Aurora protocol at 7.2 Gbps. Channel bonding feature of the Aurora protocol is used to bond 2 links operating at 3.6 Gbps as a single channel for data transfer.

FDBF transfers the final beam data over 2 sets of 3 optical links each to Signal Processing Units for further data processing. sFPDP protocol operating at 2.5 Gbps has been used for this communication.

Though the data flow is majorly from Group of Receivers to Signal Processing Units, periodic control and configuration messages flow in the reverse direction. Hence all the links are duplex channels.

## VI. SYNTHESIS OF BEAMS

Complex Beam weight coefficients are programmed in Flash memories present on IDBF cards. Based on the geographical ID learnt through backplane, the ILBF programs the FLBFs with relevant coefficients.

Data packets from the Group of receivers are received at regular intervals at FLBF FPGAs. Packets arriving within a time window with same packet id and burst id are considered for further processing, while packets arriving out of this window and with wrong parameters are dropped and information is logged. I&Q data in fixed point binary format is converted into floating point format for further processing. Processing in floating point format provides higher dynamic range for representing numbers and addresses the issue of bit growth. However, the implementation of floating point arithmetic units in FPGAs is resource intensive, in comparison to fixed point arithmetic. Complex data samples from each of the ADCs are multiplied with corresponding complex weights to form 12 partial beams. Data samples belonging to a partial beam are added with corresponding data samples first at ADC level in FLBF FPGA and then at Receiver Unit level at ILBF and FDBF.

DBF also implements Radar Environment Simulation module. Multiple virtual threats can be generated and superimposed on data being received in real time. User sends information regarding time of appearance of threat, their duration, Doppler effect parameters, relative attenuations among synthesized beams etc., and creates these threats. Using this feature, Signal processing Units can independently be validated during system integration phase.

Beam forming technique is BRAM and DSP48 resource intensive. As the floating point arithmetic is expensive in terms of FPGA resources, the resources need to be time shared for carrying out operations. This means that entire logic has to operate at higher speeds. RTL design and coding has to take into account High speed design guidelines and practices to ensure that design meets functionality as well as performance requirements in one go. As the design involves multiple modules operating wrt different clocks, due care has to be taken to address cross-clock domain issues in FPGA. RTL also implements various statistics counters, sticky bits and other in-built debug and status monitoring options, so that when DBF is in field, status can remotely be monitored.

## VII. PROCESSOR SUB-SYSTEMS

Xilinx's Virtex-5 FXT series of FPGAs come with Power PC 440 embedded processor. These embedded processors are seamlessly integrated with other essential components of an embedded sub-system such as Trimode Ethernet MAC core, dedicated DMAs, integrated crossbar, DDR memory controller etc. Using Embedded Developers' Kit from Xilinx, processor based embedded sub-system was implemented on all the FPGAs. On board facilities essential for operation of the embedded sub-systems were provided such as Flash memories, DDR2 memories, Console port, I2C EEPROM etc.

## VIII. OS & APPLICATION SOFTWARE

While RTL implementation is well suited for repetitive high throughput computational tasks, it lacks the flexibility and programmability in comparison to Processor based software implementation approach. DBF like complex systems have numerous configuration, control and status monitoring tasks that are performed at regularly in a periodic manner. Power on Self Test (POST), support for observing the health of the system, remote upgradability of FPGA images, status monitoring etc. can easily be provided by the software.

Power PC based embedded sub-system and associated peripherals provide a great infrastructure for software implementation of these tasks. DBF architecture makes use of this.

## IX. SYSTEM SUMMARY

Table 1: DBF System overview

Parameter	
Number of FPGAs in DBF	28
Linux running on	12 FPGAs
XILKERNEL running on	15 FPGAs
BITE implementation on	7 dedicated FPGAs
Data path frequency	180MHz
Total number of optical links	87
Optical link speed	3.6 Gbps
Number of sFPDP links	7 @ 2.5 Gbps
Number of different cards in DBF	9

Table 2: FPGA resource utilization

	FLBF	ILBF	FDBF
Device	XC5VFX 100T-1	XC5VFX 100T-1	XC5VFX 130T-1
Clocks in MHz	90,100, 125,180, 200	100, 125, 180, 200	62.5,100,125, 180,200
FF utilization	74%	39%	72%
BRAM utilization	88%	58%	94%
DSP utilization	25%	0%	45%
GTX utilization	50%	62%	90%



Fig. 4: IDBF card with optical cables routed. Ready to be put into mechanical enclosure. Heat sinks cover the FPGAs.




Fig. 5: FDBF card without optical cables. FPGA is mounted with active heat sink for lab testing

## X. CONCLUSIONS

DBF system has been tested extensively in the lab using Automatic Test Equipment for different scenarios and the results have met the design specifications in terms of functionality and throughput requirements. This holds a great promise for future RADAR systems.

Timely and successful implementation of the DBF system that requires multi-disciplinary expertise and co-ordination among teams has been possible due to proper planning, consistent adherence to quality control and assurance processes, reviews, adoption of best engineering practices and hard work.

Xilinx Virtex-5 FPGAs have proven to be a success for DBF applications, both in processing performance and in I/O bandwidth for signal processing and data communications. The release of Virtex-7 family and especially the Zync series with ARM processors holds greater scope for improvements and enhanced capabilities due to even faster data rates, higher processing resources and lower power consumption. This would also result in lesser expensive solutions for design and manufacture. In terms of signal processing capabilities, DBF system can further be augmented with additional signal processing modules such as adaptive beam forming, signal averaging etc.



Fig. 6: DBF System with mechanical enclosure

## ACKNOWLEDGMENT

The authors would like to thank **Mr. LGM Prakasam**, LRDE for his continuous support.

The authors would like to acknowledge the contribution of other members of System Engineering Group, CoreEl Technologies and team at LRDE, who have worked on different aspects of this system design and contributed to its success.

## REFERENCES

- 1 Toby Haynes, *A Primer on Digital Beam Forming*, Spectrum Signal Processing
- 2 Abhijit Athavale and Carl Christensen, *High-speed Serial I/O made simple, A designers' Guide with FPGA Applications*, Xilinx, ed. 1
- 3 Reference Guide, *Embedded Processor block in Virtex-5 FPGAs*, Xilinx, v1.8

## BIO DATA OF AUTHORS

**Vikas Akalwadi** graduated in Electronics and Communication Engineering from Karnataka University, Dharwad in 2000. He is presently working in CoreEl Technologies (I) Pvt. Ltd., Bangalore as a member of System Engineering Group. He has around 11 years of experience in the field of RTL designs for FPGAs. He has previously worked on projects involving building of FPGA based systems and IPs in the domain of Video Signal Processing, Networking, Processor System Bus and Digital Signal Processing.

**TSN Murthy** obtained his BE in Electronics & Communications Engineering from SV University, Tirupathi and PG Diploma from IISc, Bangalore. He is Senior Vice President and Director of CoreEL Technologies (I) Pvt. Ltd., Bangalore. He has over 33 years of hands-on experience in design and development of Single Board Computers, PARAM series of parallel processing systems, manufacturing automation systems, telecommunications products. Currently he heads Systems Engineering Group at CoreEL, designing and developing subsystems for RADARs & SONARs, Digital Video Processing and Telecommunication / Networking products.

**Sachin Vaish** did his B.Tech. in Electronics and Communication from I.E.T, MJP Rohilkhand University, Bareilly in 1999. He completed his P.G Diploma in VLSI Design from ACTS, CDAC, Pune in 2000. He is presently working in CoreEl Technologies (I) Pvt. Ltd., Bangalore as a member of System Engineering Group. He has more than 11 years of experience in the field of System Design, Hardware and FPGA/RTL design. He has worked in areas of Networking/Communication, Digital Video and Digital Signal Processing.

**Sairam Patro K.** graduated in Electronics and Communication Engineering from Mysore University in 1993. He is presently working in CoreEl Technologies (I) Pvt. Ltd., Bangalore as a Manager, System Engineering Group. He has around 16 years of experience in the field of System Design, Mechanical design, high-speed Hardware Design, Embedded Software and Testing. His domain strengths include the fields of telecommunication / networking, video Set-top box and Radar Signal processing.

**Jithin Girish** did his Diploma in Computer Engineering from NTT, Bangalore in 2003. Later, he completed his Bachelors in Information Systems from BITS, Pilani in 2009. He is presently working in CoreEl Technologies (I) Pvt. Ltd., Bangalore as a member of System Engineering Group. He has around 8 years of experience in the field of System Software. He has previously worked on projects involving development of System/App Software, Device Drivers, BSPs and OS Porting. Domain strengths include Networking, OS internals and Linux.

**Chiranjeevi Sirandas** did his Diploma in Industrial Electronics from GIOE, Secunderabad in 2005. Later, he completed his Integrated MS in Micro Electronics from Manipal University, in 2011. He is presently working in CoreEL Technologies (I) Pvt. Ltd., Bangalore as a member of System Engineering Group. He has around 6 years of experience in the field of RTL designs for FPGAs and Structured ASICs. He has previously worked on projects involving development of FPGA based systems and IPs in the domain of Computer Networking and Digital Signal Processing.

**A. Naveen Prakash** graduated in Electronics and Communication Engineering from P.E.S. College of Engineering, Mandya in 2004. He is presently working in CoreEl Technologies (I) Pvt. Ltd., Bangalore as a member of System Engineering Group. He has around 7 years of experience in the field of RTL Verification, SoC Prototyping and Pre and Post Silicon Validation. He has worked in areas of Verification/Validation of Digital Signal Processing System and Validation of Networking Systems.

**Meena D.** graduated in E & C from NIT Calicut, Kerala in 1991 and MBA from Bharathidasan University in 2001. She joined DRDO in 1996, and served at various DRDO labs like NPOL Cochin and CASSA Bangalore. Prior to joining DRDO, she worked at Larsen and Toubro Pvt Ltd. and also served as lecturer. From 2001 onwards she is working at LRDE involving herself in the Design and Development of various Radar Subsystems. She is leading a team for the Design and Development of Digital Beam formers for the ongoing projects at LRDE. She has published more than 30 papers in both National and International conferences.

**Azeez P** obtained his B.Tech. in Electronics & Communication Engineering from Govt. Engineering College, Kannur, University of Calicut in 1999 and M.Tech (Electronics Design and Technology) from Indian Institute of Science, Bangalore in 2009. He joined DRDO, LRDE as a scientist in 2000. His areas of interest include Phased array radar systems, FPGA systems design, and safety critical systems.

**Taniza Roy** born at Tanzania, graduated in E & C from NIT Silchar in 2002. She joined DRDO as Scientist in 2002 and has more than 15 national and 5 IEEE publications. She has been awarded with DRDO cash award for consecutive years of 2005 and 2006 and Technology day award of 2008 for leading a team for FPGA based designs. Currently she is working in the field of Radar design with Digital design and Signal processing as the area of specialization.