Professional Skills:
Job Description:
Mandatory Skill Set:
RTL(VHDL/Verilog), FPGA Design & Verification Flow , ASIC Design & Verification Flow
Desired Skill Set:
C/C++, Python, Jupyter, High Level Synthesis.