CoreEL Technologies (I) Pvt. Ltd.: ASIC Design, FPGA Design, PCB Design, Embedded Design Services

Untitled Document

Careers \| Contact Us

Search

AVC Intra decoder (H.264 I-frame only decoder)

CoreEL ‘s AVC Intra Decoder is implemented on FPGA devices targeting high definition, high quality and high bit-rate application segments. The IP core supports the H.264 / MPEG-4 Part-10 standard and has been optimized for lower memory footprints and higher performance with lower gate count. The decoder core is compliant with ISO / IEC 14496-10, 2005 standard and ITU-T H.264 standard and adheres to SMPTE specification RP 2027-2007 for AVC Intra Class 50 and Class 100 specifications.

Overview

CoreEL’s decoder design implementation is a highly pipelined architecture for faster I-frame processing. The decoder is easily portable across various FPGA platforms. The IP core has been validated with JVT and Panasonic test streams on our custom built hardware board called Rosebud, based on Xilinx Virtex-5 FPGA device.

The decoder design is fully autonomous and does not require external host processor for decoder to perform. The decoder solution is available both as FPGA netlist and Source code. The core supports very high bit-rate implementations.

Supported standard implementations

	AVC Intra 50 (High 10 Intra) @ Level 3.2 and Level 4.0
	AVC Intra 100 (High 422 Intra) @ Level 4.1

Input

	Transport Stream (TS)
	Video Elementary Stream (ES)
	Material eXchange Format (MXF)

Output

Decoded stream in YUV 4:2:0/4:2:2 formats

Salient Features

	Support for AVC Intra class 50 and 100 with support for bitrates of 50 Mbps and 100 Mbps respectively
	Support for H.264 High 10 Intra and High 422 Intra profiles
	Resolution supported up to 1080 p / i
	4:2:0 and 4:2:2 chroma format support
	8/10/12 bit color depth supported
	CABAC and CAVLC entropy mode supported
	Support for both Multi Channel and Single Channel decoding
	Fully validated on custom-built hardware using JVT and Panasonic professional streams
	Single Chip FPGA solution, optimized for lower resource count
	Can perform up to 1080p60, 4:2:2, 10-bit decoding (AVC Ultra specification)

Deliverables

	Netlist / Verilog Source code of IP core
	Test bench
	Test report
	User manual
	Design document

Target Applications

	Professional Video
	Test & Measurements
	Mobile Broadcast Studio & Electronic News Gathering (ENG)
	Post-production

For more information on the above IP Cores, please write to us at videoips@coreel.com

Products

Digital Video

H.264 Constrained BP Decoder

H.264 Main Profile Decoder

H.264 High Profile Decoder

AVC Intra Decoder

MPEG-2 Video Decoder

MPEG Transport Stream De-multiplexer

Signal Processing

Networking

Hardware Products

ASIC Prototyping Platform


Home	Enquiry	E-mail

Home » Privacy Policy » Disclaimer » Site Map